ABSTRACT Among the black-box approaches to digital circuit testing, Random testing is popular due to its simplicity and cost effectiveness. Unfortunately, available evidences suggest that Random testing is equipped with a number of redundant patterns that increase test length without significantly raising the fault coverage. An extension to Random testing is Antirandom that removes redundancy by introducing a divergent pattern with every subsequent test pattern selection. A divergent pattern is induced by maximizing the Hamming distance and Cartesian distance of every subsequent test pattern from the set of previously applied test patterns. However, an enumeration of input combinations is required for the selection of a divergent pattern. Therefore, selection of a divergent pattern from all input combinations restricts the scalability of an Antirandom test pattern generation. One of the recently considered approaches is the stacking of locally optimized short sequences to generate a complete test sequence. Locally optimized short sequences originate from randomly chosen patterns instead of divergent patterns to avoid enumeration of input space. Seeding of random patterns for short sequences affects global diversity of the generated test sequence and hence, fault coverage is compromised. Therefore, this paper firstly proposes a tree traversal search based selection of divergent patterns that eliminates the search space. Ease in divergent pattern selection is used to generate optimal short sequences for divergent patterns instead of random patterns. Consequently, Multiple Controlled Antirandom Tests (MCATs) are generated that maximize distance between locally optimal short sequences to elevate the fault coverage. Fault simulation results on both ISCAS'85 and ISCAS'89 benchmark circuits prove the scalability and effectiveness of the proposed approach. Moreover, the comparison shows that up to 12% of fault coverage is improved as a result of proposed MCAT test pattern generation.
I. INTRODUCTION
Exhaustive testing is a classical technique to test the functionality of a digital combinational logic circuit under test [1] - [6] . It generates 2 N test patterns for an N-input circuit under test. However, with the increasing density and complexity of digital circuits, researchers are more inclined towards highly effective compact testing sequences. Additionally, testers might have access to the structural The associate editor coordinating the review of this manuscript and approving it for publication was Nagarajan Raghavan.
implementations of an integrated circuit to preserve the intellectual property [7] - [9] . Therefore, Random testing is generally regarded as a cost effective solution to test the functionality of a ''black-box'' circuit. Regardless of the structural implementation, Random testing generates random test patterns using the information of primary inputs of circuit under test. However, besides abstaining the structural implementation, Random testing neglects the significance of the previously executed test patterns while generating subsequent test patterns [10] - [16] . A Lack of guidance from success or failure rate of previously executed test patterns may lead to generation of redundant test patterns [5] , [17] . Consequently, subsequent test patterns may target the faults that have already been discovered. As a result, test length increases without any effect on the fault coverage. Regular improvement in fault coverage throughout the testing cycle is key to minimize test length [5] , [18] . Therefore, Random testing can be modified considering the fact that divergent test patterns tend to target different faults. Every subsequent test pattern is chosen such that it has maximum distance from the set of previously applied test patterns.
Total Hamming distance (THD) and total Cartesian distance (TCD) are two distance metrics used to separate subsequent test patterns from the set of previously chosen test patterns. Maximization of THD and TCD leads to an optimized test sequence termed as Antirandom (AR) or Orderly Random testing (ORT) sequence [19] - [23] . However, the procedure is computational intensive as it requires THDs and TCDs of all the test pattern candidates for the selection of a divergent pattern with a maximum THD (MTHD) and maximum TCD (MTCD) [20] . A number of test pattern generation techniques have been proposed by researchers to reduce computational complexity for scalability of an AR test sequence. Random-like testing sequence (RLTS) proposes a test pattern generation algorithm that selects a test pattern randomly and complements it to maximize THD [24] . This type of test pattern generation leads to a maximization of THD only and a random selection is carried out instead of TCD maximization. Fast-Antirandom (FAR) suggests a test pattern generation technique based on pattern centralization and orthogonal selection [25] . FAR centralizes the previously chosen test patterns and finds an orthogonal pattern to the centralized pattern. However, FAR is best applicable for generating a test sequence with an existing random set of test patterns. Moreover, quantity and quality of random seed patterns is still a puzzle to commence this type of test sequence generation.
Adaptive Random testing (ART) randomly selects a number of patterns from the list of test pattern candidates and computes only those patterns to fulfil distance criteria [26] , [27] . Restricted Random testing and Normalized Random testing are improvements to ART [28] - [30] . Unfortunately, even with a high computational overhead, it results in production of low quality test patterns. Scalable test pattern generation (STPG) addresses the issue of test sequence scalability with a fixed distance approach. STPG avoids TCD calculations by using an addition factor to generate subsequent test patterns [31] . However, there are no guidelines provided by authors of [31] for the selection of addition factors to enhance fault detection. Xu and Xu proposed a quasi-best distance approach that used a predetermined distance to generate subsequent test patterns instead of maximizing TCD [32] . However, according to sphere-packing bound or Hamming bound, large predetermined distance results in small number of test patterns and vice versa. Scalable Antirandom testing proposes a periodic bit swapping technique after every 2 n cycles at each input [33] . All the above approaches show an effort in reducing the computational overhead in the selection of divergent pattern for scalability of AR sequence. All these algorithms either use arguable random selections or compromise on fault detection.
At the same time, Iterative Antirandom (IAR) amplifies the fault coverage by proposing a localized distance metric, maximum-minimum Hamming distance (MMHD). IAR suggests maximization of MMHD for a short testing sequence [34] . Following IAR, Controlled random testing generates short test sequences using predetermined lengths of q = 2, 3 and 4 test patterns [35] . Furthermore, Optimal controlled Random testing (OCRT) is proposed that improves IAR with revised length of short sequence (i.e) q = 2(log 2 N + 1) for an N-input circuit under test. Consequently, stacking of short sequences is carried out in order to achieve a required test length. Moreover, OCRT proposes random patterns as seeds for generation of q = 2(log 2 N + 1) short sequences. However, the use of random patterns as seeds does not guarantee divergence between consecutive short sequences. Therefore, in this paper, instead of random patterns, divergent patterns (MTCD patterns) are used as seeds for each short sequence. As a result, distance between optimal short sequences is maximized and highly divergent test sequence is generated.
In order to generate optimal short sequences with MTCDs as a seed pattern, the computational complexity of MTCD selection needs to be minimized. Therefore, this paper addresses MTCD selection as a database search problem and implements a breadth-first tree traversal search algorithm to find an MTCD without going through all the test pattern candidates. The lower complexity of this search technique enables the generation of locally optimized short sequences for divergent patterns. The proposed method enables maximization of global diversity with an amalgamation of AR and OCRT. Therefore, it is referred to as Multiple Controlled Antirandom Testing (MCAT). Furthermore, ISCAS'85 and ISCAS'89 benchmark circuits are used to test the effectiveness of the proposed approach on combinational and sequential circuits respectively. The set of benchmark circuits consists of circuits with primary inputs ranging from 5 to 1763 [38] , [39] . As the search space ranges from 2 5 to 2 1763 , the proposed algorithm experiences a challenge with the complexity ranging from moderate to intense. The test sequences are generated using high level programming in MATLAB.
The generated test sequences are tested using the ATLANTA fault simulator. Results from fault simulation studies on ISCAS'85 and ISCAS'89 benchmark circuits prove the effectiveness of MCAT as shown in section IV.
The remainder of this paper is organized as follows. Section II is divided into three subsections. Section II-A provides definitions of basic terms in accordance with previous literature. These definitions are important to understand the concept of optimal test sequence generation. Section II-B explains the AR selection procedure of divergent test pattern and identifies issues related to its scalability. Section II-C provides a review of different test generation algorithms VOLUME 7, 2019 in literature. Section III proposes tree traversal search for selection of divergent pattern with minimum computational overhead. Moreover, this section proposes MCAT for divergence between consecutive short sequences. Section IV reports and discusses the significance of the fault simulation results on ISCAS'85 and ISCAS'89 benchmark circuits. Finally, section V concludes this research article with future recommendations.
II. RELATED STUDY
This section discusses the literature addressing different developments related to black box circuit testing. Firstly, definitions of some critical terms are reported for better understanding of upcoming concepts of black box testing. Secondly, AR test generation is discussed and the related issue of higher complexity is highlighted. The third subsection reports the study from the past up to the present date that serves as guide in presenting the proposed methodology of test generation.
A. DEFINITIONS OF CRITICAL TERMS
This subsection introduces definitions of critical terms used throughout the paper. The definitions are in accordance with the previous literature [5] , [6] , [19] - [21] , [23] - [25] , [32] , [34] - [37] . All definitions are true for a test sequence
1) HAMMING DISTANCE
Hamming distance (HD) between two test patterns T 1 and T 2 is given as
Consider T 1 = {0100} and T 2 = {1101},
Consider TS = {T 0 , T 1 , T 2 } = {0001, 0010, 0100} and
CD between two test patterns T 1 and T 2 is given as
Consider TS = {T 0 , T 1 , T 2 } = {0101, 0010, 1010} and
has maximum TCD and THD with all the previous test patterns i.e.)
B. ANTIRANDOM
Efficiency of random testing is greatly improved by introducing divergent test patterns for every subsequent test pattern selection. AR maximizes THD and TCD between preceding and subsequent test patterns [19] . Maximizing the distance raises the chances of targeting faults that have not been explored by previously selected test patterns. This implies that, large number of faults can be detected if the selection of every subsequent test pattern is carried out such that it has MTHD and MTCD with respect to previously selected set of test patterns. Figure 1 shows the AR test pattern selection procedure as defined in section II-A. Having {0000} and {1111} in test sequence, a list of 14 patterns is available for subsequent test pattern selection. This set of patterns is termed as candidate set for next selection. Figure 1 shows that a candidate pattern with MTHD and MTCD is selected regularly for subsequent test pattern selection. Consequently, a divergent test sequence is generated to maximize fault coverage with minimum number of test patterns. However, THD and TCD determination of every candidate pattern leads to a computational intensive process. Table 1 shows the THDs and TCDs of candidate patterns with respect to previously applied test set {0000, 1111}. All input combinations are considered as the candidates for next test pattern selection. The candidate patterns with maximum THD and TCD are shown in bold. It can be observed that six candidate patterns have equal MTHD and MTCD of 4 and 2.8284 respectively. AR selection criteria signifies that all the six candidate patterns are eligible for subsequent selection. This scenario initiates a random selection among eligible candidates that may lead to an unoptimized test set.
Furthermore, Table 1 shows that selection of a divergent test pattern with MTHD and MTCD requires THDs and TCDs of all the candidate patterns. However, THD calculations can be omitted using the following procedural steps.
1) STEPS TO ANTIRANDOM TEST SEQUENCE
Step 1: Select a random pattern T 0 and add it to test sequence.
Step 2: Take complement of T 0 to obtain T 1 .
Step 3: Select subsequent test pattern T x (x is even) such that it has MTCD with the previously chosen test patterns.
Step 4: Complement T x test pattern obtained in step 3 to generate T x+1 test pattern.
Step 5: Repeat steps 3 and 4 until required test length is achieved or test length reaches 2 N .
According to section II-B.1, THD calculations are eliminated by complementing the last test pattern in test sequence. However, TCD calculations are still required in step 3 of AR step guide in section II-B.1. The number of TCD calculations required can be estimated by the following expression.
where ''N'' is the number of inputs to circuit under test. [24] . RLTS randomly selects a test pattern from the input combinations and complements it to maximize THD with the previously selected test patterns. The simplicity of RLTS enables generation of large number of test patterns within less generation time. However, avoiding TCD calculations condenses the distance metrics resulting in a compromise on fault coverage. ART is another technique to avoid enumeration of input combinations while forming a nearly divergent test sequence. A Fixed size candidate set ART [26] selects a number of random patterns and computes individual Cartesian distances with the previously selected test patterns. A max-min approach is carried out to select the subsequent test pattern. However, recent improvement to ART uses summation of Cartesian distances and a pattern with MTCD is selected as a subsequent test pattern [27] . Firstly, a random seed N-bits pattern is selected and added to the test sequence. It follows the random selection of ''k'' test patterns from input combinations. TCD is calculated only for the ''k'' test patterns and a pattern with MTCD is chosen as the subsequent pattern. The process is repeated until required test length is achieved. The quality of an ART sequence can be enhanced by an enlargement of the ''k'' candidate selections. However, it increases test sequence generation time.
FAR also shows an effort in avoiding enumeration of input combinations using a centralizing technique. It centralizes all the previously applied test patterns by taking the average [25] . Consequently, orthogonal pattern to the centralized pattern is used as a subsequent test pattern. For example, A test sequence has three test patterns as TS = {011010, 111000, 000011}. Average of the three test patterns , that is used as a subsequent test pattern. In a special case when an input average reaches 0.5, it assigns a random binary number to respective input of centralized test pattern. FAR is capable of quickly generating a test sequence with distant subsequent test patterns. However, this method of test sequence generation requires a number of random seeds to commence itself. Therefore, the quality of test set is highly dependent on the selected seeds.
STPG uses an incremental distance to scale up AR test pattern generation. This method adds a predetermined distance value to previous test pattern in order to generate subsequent test pattern [31] . Addition factor plays an important role in test sequence generation. According to Hamming bound, large value of addition factor results in a shorter sequence and vice versa. Therefore, selection of an optimal adding factor is critical. Whereas, determination of adding factor is not explained by the authors of STPG [34] .
IAR uses short sequence of q = 2, 3 or 4 test patterns for random seed pattern. The motivation of IAR is to maximize the localized distance for a short test sequence. The generalized short sequences generated for q = 2, 3 and 4 for any circuit under test are shown in Figure 2 [34] . According to the generalized expressions, the MMHD is maximized to 2N /3 for q = 3 and 4. IAR generates a testing sequence by selecting a random pattern and forming ''q'' patterns according to generalized expressions shown in Figure 2 .
The generation of ''q'' patterns for a randomly selected pattern is also termed as controlled random testing. OCRT expands the ideology of controlled random testing by proposing an optimal number of ''q'' test patterns for a given N-input circuit under test. OCRT proposes generation of q = 2(log 2 N + 1) test patterns for a randomly selected N-input pattern [5] . Subsection II-C.1 explains the generation of short sequence proposed by OCRT. i.e) OCRT = {T 0 , T 1 , T 2 . . . T (q−1) , T q }
1) STEPS TO OCRT SHORT SEQUENCE GENERATION
Step 1: Generate T 0 by putting all zeros in the test pattern.
Step 2: Complement the test pattern T 0 (even subscript) to obtain T 1 (odd subscript).
Step 3: Divide each block of zeros and ones of previous even subscript test pattern into two.
Step 4: Fill the first half of each divided block with zeros and second half with ones.
Step 5: Complement the test pattern obtained in step 4 to generate next test pattern.
Step 6: Repeat steps 3 to 5 until q = 2(log 2 N +1) test patterns are formed. Table 2 shows generation of OCRT short sequence for 8-bit circuit under test starting with T 0 pattern consisting of all zeros. The next pattern T 1 is obtained by complementing all the bits of T 0 . In order to obtain T 2 , T 0 is divided in two blocks. The first block is filled with all zeros and second block is filled with ones. Consequently, T 3 is obtained by complementing all the bits of previous even subscript pattern T 2 . In order to obtain T 4 , each block of ones and zeros in T 2 is divided in two. First half of every divided block is filled with zeros and second half is filled with ones. Similarly, T 5 , T 6 and T 7 are generated. Table 2 shows the short sequence proposed by OCRT for 8-bit circuit under test. For the production of subsequent test patterns, a randomly selected seed pattern is XORed with the short sequence.
All the above approaches show their effort in maximizing distance of subsequent test patterns with minimal computational overhead. FAR gives better fault coverage with minimum generation time but the quality of test sequence is highly dependent on the random seed patterns. Additionally, STPG, IAR and OCRT show their effort in minimizing the computational overhead by generation of optimal short test sequences. However, reduction in computational overhead results in a high compromise on fault coverage. This research paper proposes a two way approach in section III to reduce the computational complexity without significantly affecting the fault coverage.
III. METHODOLOGY
Literature review shows that reduction in computational overhead results in a high compromise on fault coverage. However, this research has successfully identified the gap and proposes a method to reduce the computational complexity in test generation without affecting the fault coverage. OCRT [5] successfully introduced a novel approach of test sequence generation by piling optimized short sequences. However, OCRT uses random patterns instead of divergent MTCD patterns as seeds for generation of short sequences. OCRT avoids MTCD patterns due to their computational complexity. Therefore, this research firstly proposes a tree traversal search method for the reduction of computational complexity in finding MTCD patterns. Correspondingly, MTCD patterns are used instead of random patterns as seeds to generate optimized short sequences. The resulted amalgamation of divergent MTCD patterns and controlled optimized short sequences is termed as MCAT.
The first subsection addresses MTCD selection as a search based problem and proposes a breadth first tree traversal search method. The detailed description of search based technique is followed by a comparison of TCD computations between classical and proposed search based MTCD selection. This leads to second subsection that explains generation of short sequences using divergent MTCD patterns. A flow chart is presented to explain the proposed MCAT technique of test pattern generation. Third subsection explains the time and space complexity of the proposed MCAT test pattern generation algorithm.
A. TREE TRAVERSAL SEARCH FOR DIVERGENT MTCD PATTERN
This research paper proposes a breadth first tree traversal approach to search a test pattern with MTCD. The proposed procedure presumes a pattern as a tree with two branches at each step. It compares both branches of the tree at each step and follows the path that maximizes TCD. Binary tree helps to extract the fittest pattern with MTCD in only ''N'' number of TCD calculations for N-input circuit under test. Consider generation of AR test sequence for a 4-bit input circuit under test as explained in section II-B.1. The first test pattern can be chosen without any loss of generality i.e.) {0000}. As stated by [19] , [24] , [32] , [34] , the next test pattern is the complement of previous test pattern to maximize THD. Therefore, first two test patterns for any AR test sequence can be all zeros and all ones i.e.) {0000, 1111}. Next pattern in the sequence should be chosen such that it has MTCD with the previously chosen test patterns i.e.) {0000, 1111}. According to classical AR test sequence generation, TCD calculations of all the remaining input combinations is required for selection of a divergent MTCD pattern as shown in Table 1 . However, the proposed method suggests following the tree traversal search. In the proposed method, a temporary test pattern (TTP) is chosen and its inputs are updated successively moving deeper into the binary tree. Figure 3 explains the proposed tree traversal search for MTCD selection with previously applied test patterns {0000, 1111}. The first step requires a TCD comparison of TTP with its first input inverted. It is noticeable that TCD of {0000} is less than TCD of {1000}, therefore, the process follows path B and TTP is updated to {1000}. The second stage of process, inverts the second bit of updated TTP and compares the TCD value. Consequently, comparison of {1000} and {1100} guides TTP through path F because {1100} gives higher value of TCD as compared to {1000}. Moreover, TTP is updated to {1100}. Similarly, third stage of binary tree search method inverts the third bit of TTP and compares it with TTP. As TCD of {1100} is greater than inverted TTP {1110} in third stage, the process follows path M and continues. Using the proposed approach, an MTCD can be found in 4 TCD calculations as compared to classical method that explores all the input combinations. Generally, the proposed procedure completes in ''N'' stages for an N-input circuit under test. Accordingly, TTP adopts a value of {1100} following the path B-F-M-O resulting in a divergent MTCD pattern.
The proposed method of MTCD selection reduces TCD calculations to ''N'' for an N-input circuit under test. The number of TCD calculations required to generate an AR test sequence using classical method is given by equation 6, whereas proposed method reduces TCD calculations to only N * (2 N −1 − 1). Thus, the proposed tree traversal search algorithm provides two major improvements over classical approach.
1) Eliminates the search space of 2 N patterns.
2) Reduces the TCD computations for an MTCD selection to ''N'' for N-input circuit under test. Moreover, a comparison of TCD calculations can be observed in Table 3 . The proposed method results in high reduction of computations that enables AR test sequence generation for high input circuits under test. Table 3 shows that reduction of TCD calculations caused by search based AR test sequence generation approaches 99.96% for 20-input circuit under test. Furthermore, this reduction continues to rise for circuits with larger number of inputs.
B. MULTIPLE CONTROLLED ANTIRANDOM TESTING (MCAT)
The key feature of controlled random testing is to maximize the localized distance using predetermined short length sequences. OCRT generates short test sequences for random patterns to maximize only the localized distance. However, as a result of computations reduction in divergent MTCD pattern selection, it is possible to generate short sequences for divergent patterns. Therefore, this section focuses on the generation of short sequences for divergent patterns instead of random patterns. Consequently, MCAT test sequence is proposed that generates locally optimized short sequences for MTCD patterns to globally enhance diversity in test sequence with minimum computational overhead. Figure 4 shows a flowchart to explain the generation of MCAT test sequence. The sequence starts with an arbitrary test pattern referred as TTP. A short sequence of length q = 2(log 2 N + 1) defined in section II-C.1 is generated for TTP and test length requirement is assessed. If the required test length is not achieved a loop is initiated that successively inverts bits of TTP. This loop goes through ''N'' successions to search a pattern with maximum TCD following tree traversal search method proposed in previous subsection. Moreover, the complemented pattern is referred as inverted TTP whose TCD is compared with the original TTP. In case of higher TCD achieved by complementing any bit of TTP, TTP is updated with the inverted TTP. Termination of the loop provides a divergent MTCD pattern to the short length sequence generation process. Consequently, another short sequence of length q = 2(log 2 N + 1) is generated and added to the MCAT test sequence. Every short sequence comprises of a locally optimized set of patterns including inverse of the divergent pattern. Therefore, an MCAT sequence of given test length is generated using divergent patterns instead of random patterns. This results in the enhancement of diversity within testing sequence targeting maximum faults.
C. TIME AND SPACE COMPLEXITY
This section presents an analysis on time and space complexity of the proposed MCAT test pattern generation algorithm. MCAT uses breadth first tree traversal search based method to select divergent patterns. Furthermore, section III-B shows that successive blocks of short sequences are generated using divergent patterns. Consider MCAT test sequence generation for an N-input circuit under test to analyze the complexity of the proposed algorithm. MCAT uses stacking of short sequences of length q = 2(log 2 N + 1) until required test length is achieved. Therefore,
blocks of short sequences are generated for a predetermined test length ''TL''. All the short sequence blocks are generated for divergent test patterns except the first block. Moreover, section III-A shows that the proposed search based method requires ''N'' number of TCDs to select every divergent pattern. As a result, equation 6 represents the TCD overhead to generate an MCAT test sequence for an N-input circuit under test.
Equation 6 shows that increase in TCD overhead is proportional to the increase in number of inputs of circuit under test.
In comparison to AR classical method, MCAT reduces the order of time complexity in test generation from exponential to linear. Reduction in computational complexity enables scalability of proposed test generation for large input circuit under test. Furthermore, the proposed algorithm eliminates search through circuit's input space by using tree traversal search method. Elimination of search space reduces the space complexity to linear with only storage required for generated test patterns. Thus, the proposed method of test generation possesses two way advantage over AR test pattern generation by preserving linear complexity in time and space.
Contrarily, the proposed method is an enhancement of OCRT with an improved infusion of divergent patterns to replace random patterns for short sequence generation. Use of divergent patterns has no major effect on space complexity as both algorithms require linear increase in space with increasing size of circuit under test. Whereas, MCAT follows a linear increase in time complexity as compared to logarithmic time complexity of OCRT. This is due to additional number of TCD calculations for the selection of divergent pattern. However, the increased time consumption is advantageous in exposing additional faults or otherwise these faults might necessitate additional storage for deterministic patterns. Section IV shows that the proposed MCAT test pattern generation successfully enhances fault coverage at a cost of linear complexity in time and space.
IV. FAULT SIMULATIONS
The International Symposium for circuits and systems provides list of combinational (ISCAS'85) and sequential (ISCAS'89) benchmark circuits. This set of benchmark circuits is considered as standard for experiments and simulations related to integrated circuit testing and fault analysis. Moreover, it has been used by researchers in the field of test generation for the purpose of fault coverage analysis. In this study, both ISCAS'85 and ISCAS'89 benchmark circuits are used in fault simulations to show the effectiveness of MCAT on combinational and sequential benchmark circuits respectively.
A. THREATS TO VALIDITY
This study is equipped with relatively fewer threats to validity. In spite of the fact that all the fault simulations are carried out with identical test length and seeding patterns, one possible threat involves high level MATLAB programming for different algorithms. It is possible that implementation may have some errors; however, all possible measures have been taken to avoid them. Firstly, there was only small amount of programming required for the implementation of each test generation algorithm. Secondly, all the algorithm implementations were created by same individual to ensure impartial simulation results. Furthermore, error probability is minimized through revisions by various authors and none of the obvious inefficiencies were discovered.
There were 30 different combinational and sequential circuits used for the fault simulation purpose to minimize validity threats. As the selection of appropriate fault type and seeding pattern is a subjective process relying on the knowledge and experience of the testers. This study considered only two types of stuck-at faults for each circuit under test with similar seeding patterns. Fault types used (stuck-at-0 and stuck-at-1) as a result of fault seeding by fault simulator may not be representative of real faults and fault distributions encountered in industrial practice. Therefore, it is hard to claim that other researchers would choose a set of faults and seeding patterns that would achieve similar results on different fault simulators. A further threat to validity involves considering the detection of single fault at a time which may not be a case in industrial practice. With large number of fault simulation runs conducted for each circuit under test at regular intervals, it is believed that the fault coverage data has sufficient statistical power to show effectiveness of the proposed approach. Table 4 gives the complete description of ISCAS'85 and ISCAS'89 benchmark circuits with number of inputs, outputs, internal gates and faults. Vast range of primary inputs for the circuits is an extreme challenge to test the scalability of the algorithm. Moreover, the quality of test patterns is analyzed by the measure of the fault coverage. High level MATLAB programming was used to implement and generate test sequences using different pattern generation algorithms. The ATLANTA fault simulator was used for testing the quality of the generated test patterns. ATLANTA uses the list of test patterns to detect all the faults in given benchmark circuit. As a result, a report is generated listing the count of detected number of faults. A Higher value of fault coverage reflects a higher quality of test sequence. The last two columns of Table 4 show the fault coverage achieved by OCRT and MCAT. It can be seen that with same number of test patterns, the fault coverage achieved by MCAT in all the listed benchmark circuits is higher than the fault coverage achieved by OCRT. This is in accordance with the hypothesis that selection of divergent patterns increases the fault coverage by targeting different locations within the circuit. Figure 5 shows the fault coverage comparison of OCRT with MCAT on the c5315 benchmark circuit. This is a combinational logic benchmark circuit with 178 primary inputs. The red solid curve in the graph represents the fault coverage achieved by MCAT and black dashed curve represents the fault coverage achieved by OCRT. The fault coverage for each of the algorithm is recorded with intervals of five test patterns. It can be seen from the graph that the fault coverage curve representing MCAT is always on top of the OCRT curve. This confirms the effectiveness of proposed improvements in OCRT algorithm. Figure 6 shows the fault coverage comparison of OCRT with MCAT on the c2670 benchmark circuits. This is the largest circuit in the list of ISCAS'85 benchmark circuits. c2670 benchmark circuit has 233 inputs therefore, the input space ranges from 0 to 2 233 . The red solid curve representing the fault coverage by MCAT is higher than the dashed black curve representing OCRT. Furthermore, it can be seen that with only 50 test patterns MCAT is able to detect 76.37% of the faults in comparison to 71.27% of fault coverage by OCRT. With the fault coverage reported in Table 4 and Figures 5 & 6 , it is evident that use of divergent pattern instead of random pattern to generate short sequences improves the fault coverage in combinational circuits. Figure 7 shows the fault coverage on the s35932 sequential benchmark circuit. In design for testability, sequential circuit testing is a challenging task addressed by scan chain implementation. Scan testing is carried out by considering flip flops as pseudo inputs to the combinational block. Therefore, scan file of sequential circuits are used to test the effectiveness of circuits. s35932 benchmark circuit has 1,763 inputs, 2,048 outputs and 12,204 gates. Being a complex circuit, it requires a short sequence of length q = 2(log 2 N + 1) = 24. Figure 7 shows that using the same seed of all ones pattern, OCRT and MCAT give same fault coverage for first 24 test patterns. To show the effect of a divergent pattern, the 25th pattern is chosen randomly for OCRT and a divergent pattern is selected for MCAT. It can be seen from the Figure 7 that choosing a distant pattern increases the fault coverage of proposed MCAT approach as compared to OCRT. Moreover, the proposed method of MCAT is able to increase fault coverage with every subsequent test pattern. With a test length of 100 test patterns, MCAT is able to expose 73.96 % of faults as compared to 63.18 % of faults by OCRT. Similarly, Figure 8 shows the fault coverage comparison of s38584 sequential benchmark circuit. Red solid curve representing the fault coverage by MCAT appears to be same as black dashed curve representing fault coverage by OCRT for first 24 test patterns. However, after 24 test patterns, the difference in fault coverage begins to rise due to the divergent pattern selection by MCAT. Moreover, with 100 test patterns, MCAT is able to achieve fault coverage of 79.66 % as compared to 71.80 % by OCRT. Furthermore, the effectiveness of the proposed MCAT test generation is compared with previous approaches. Table 5 lists the fault coverage achieved by each algorithm on different combinational and sequential logic circuits. This comparison was carried out in order to analyze the ability of each test sequence generation methods in literature. It can be observed that the proposed method of MCAT test sequence generation is able to achieve highest fault coverage as compared to all the previous algorithms. Moreover, Table 4 shows that the difference of fault coverage rises to 12.88% in c1908 and an average of 4.37% of fault coverage improvement is observed as compared to OCRT. It is in accordance with the hypothesis that diversity in test sequence generation reduces redundancy of test patterns, therefore, results in high fault coverage.
B. RESULTS AND DISCUSSION

V. CONCLUSION
This paper has proposed a tree traversal search method for divergent test pattern generation. The proposed method eliminates the search space for selection of divergent pattern and TCD calculations are reduced to ''N'' for an N-input circuit under test. Divergent patterns are further used as seeds for locally optimized short testing sequences. This enhances the contrast between consecutive blocks of short sequences. As a result, the quality of the test sequence is improved with a higher diversity amongst test patterns. The proposed MCAT testing sequence is generated and tested for large circuits with inputs space ranging up to 2 1763 [38] , [39] . A comparative analysis has shown an average of 4.37% improvement in the fault coverage as compared to latest OCRT test generation algorithm. Moreover, fault simulations show that MCAT sequence is able to detect a highest number of faults as compared to previous approaches. MCAT is more effective due to the fact that it enhances the global diversity with every subsequent test pattern targeting different fault locations. One possible way to utilize MCAT is to replace it with deterministic testing after suitable high coverage is achieved. This paper addresses only the black-box testing, which is also beneficial for software testing and testing of HDL descriptions. However, additional research is required to exploit structural information and optimization algorithms for further increase in fault coverage. 
